We present a novel incremental placement methodology called FlowPlace for significantly reducing critical path delays of placed standard-cell circuits. FlowPlace includes: a) a timing-driven (TD) analytical global placer TAN that uses accurate delay functions and minimizes a combination of linear and quadratic objective functions; b) a network flow based detailed placer TIF that has new and effective techniques for performing TD incremental placement and satisfying rowlength (white space) constraints. We have obtained results on three sets of benchmarks: i) TD versions of the ibm benchmark suite that we have constructed; ii) benchmarks used in TD-Dragon; iii) the Faraday benchmarks. Results show that starting with Dragon-placed circuits, we are able to obtain up to 34% and an average of 18% improvement in critical path delays, at an average of 17.5% of the run-time of the Dragon placer. Starting with a state-of-the-art TD placer TD-Dragon, for the TD-Dragon benchmarks we obtain up to about 10% and an average of 4.3% delay improvement with 12% of TD-Dragon's run times; this is significant as we are extracting performance improvements from a performanceoptimized layout. Wire length deterioration on the average over all benchmark suites is less than 8%.
INTRODUCTION
Due to the increasing ratio of interconnect to gate delays in very deep submicron (VDSM) designs, and the large impact that placement plays on the final wire length (WL) as well as performance, WL and timing consideration during placement is critical. Timing driven (TD) placement algorithms can be divided into 3 categories. 1) partition-based, like [9, 12] , 2) simulated annealing (SA) based, like [11, 15] , and 3) analytical [8] . Circuit timing optimization is basically a pathbased problem, though it is impractical to track delays of all paths, since their numbers are generally exponential in circuit size [8] . Hence, timing constraints on paths are usually converted to either net/edge weights or constraints such as * This work was supported by NSF grant CCR-0204097. We also gratefully acknowledge the permission of Artisan Components, Inc. for the use of the cell-timing libraries of the TD-Dragon benchmarks, and also the help of the TD-Dragon authors in this regard.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. net delay bounds, yielding more tractable net-based methods. In a recent work [8] , a novel edge weight function was proposed that, together with its new objective function, solves the convergence problem in net-based methods-delay reductions along critical paths are sometimes obtained at the expense of delay increases in non-critical paths, to the extent that the circuit delay reduces little, if at all. In [15] , a SA approach is used along with delay bounds on nets. The slack assignment approach in the paper ensures that estimated long nets are assigned a larger delay bound so that they are not be overly constrained. The objective function is to minimize the sum of delay violations across all nets.
Another approach to TD placement is via targeted incremental placement. On an initial base placement, an incremental TD placer can focus on reducing delays of the most critical paths. This will greatly reduce the number of paths that need to be considered. Also, more timing information can be derived if there is an initial placement; thus delay and slack estimates, and thereby cost functions, are more accurate. Furthermore, by its very nature, TD incremental placement, if done properly, implicitly solves the aforementioned convergence problem, since it minimizes placement changes to the non-critical paths, thereby limiting any delay increases in them. TD incremental placement also finds applications in ECO scenarios where changes in stages above the physical design (PD) level generally percolate down to required changes in the placement and routing stages. In such applications, TD incremental placement would make the required placement changes, while minimizing placement changes in the unaffected portion of the circuit, and minimizing any deterioration in critical path delays. TD incremental placement can also be invoked in ECOs for the express purpose of reducing delays of paths that violate target clock speed constraints via appropriate placement changes in cells on these paths. It is in the context of the first and third applications that we will describe our TD incremental placer, though it can also be used in the general ECO context.
A TD incremental placer was proposed in [14] that directly controls the delay of critical or near-critical paths. It explicitly sets delay constraints for all the critical paths based on the half-perimeter bounding box (HPBB) net lengths on these paths. It then finds a solution to these constraints while minimizing total HPBB WL change in the circuit using linear programming. This method only takes BB length into consideration, which is only one component of sink delays in a net, resulting in less than highly-accurate timing estimates. Also, non-critical nets are ignored, and thus the convergence problem mentioned earlier can surface.
We propose a timing-driven incremental placer FlowPlace that addresses many of the above issues. It has two major components. First, an incremental TD analytical placer TAN is used to find an initial placement, possibly with overlaps. Then a TD detailed placer TIF is used to get a legal placement that minimizes critical path delay increase over that of TAN's placement. Our TD analytical placer extends the basic techniques of Gordian [10] and Gordian-L [13] to optimize a TD objective function with quadratic as well as linear terms, and also has carefully designed objective and weight functions. The detailed placement algorithm uses a network flow based method. Network flow has been used previously for solving the legalization problem in standard-cell circuits [4, 5] . In both works, the network flow modeling is similar to ours on some high-level issues: cells are represented by nodes and possible movement of cells are represented by arcs from them to destination positions. The properties of network flow were used in these works to remove cell overlaps, and minimize the sum of flow costs while doing so. However, their objectives were to minimize total WL which can be more easily modeled by sum of flow costs. Our objective is to minimize the delay of critical paths rather than the sum of delays. To this end, we use more complex cost functions and flow graph structures to make sure that the sum of flow costs is a good indicator of mainly critical-path delay changes. The rest of the paper is organized as follows. Section 2 discusses some basic issues about incremental TD placement and the high-level flow of our methodology. In Sec. 3 we present various aspects of our TD analytical placer including its objective function and accurate interconnect delay estimates. In Sec. 4, the network-flow based TD incremental detailed placer is discussed at length. Section 5 presents experimental results and we conclude in Sec. 6.
TD INCREMENTAL PLACEMENT AND METHODOLOGY FLOW
The TD incremental placement problem can be formally stated as follows.
Input: A placed circuit PC with some vacant positions both cell movements and deterioration of placement metrics like total wirelength (WL) and chip area, and (2) either: (a) the critical path delay in PC 0 is not increased beyond the one in PC (this applies in applications where the target clock speed has been met, and the ECO process is used to rectify other circuit problems), or (b) the critical path in PC 0 is significantly improved compared to the one in the previous layout-we will focus on this objective in this paper, though our incremental placer can also be used to tackle applications of type 2(a) as well. Fig. 1 shows the flow of our TD incremental placer used in applications of type (b) given above. We start from a placed circuit, and identify all critical and near-critical paths using static timing analysis (STA). Let this set of paths be P. After P is identified, we remove either: (i) only the cells in P from the layout, or (ii) all cells in all nets in P from the layout. The removed cells form the cell set moveC (nets connected to cells in moveC are denoted by moveN ) that will be replaced by our TD incremental placer with the goal of reducing the critical path delay. This is achieved by a combination of a TD analytical placer TAN in which moveC constitutes the set of movable cells and the minimization function is a sum of net-delay functions weighed inversely by their path slacks, that have both linear and a quadratic interconnect-length terms. Our main contribution in this part is two-fold. The first is developing an accurate and detailed pre-routing net-delay function, and determining net weights so that the net-delays of critical paths have the highest minimization priority. The second is performing both quadratic and linear optimization simultaneously.
The output of our TD analytical placer will generally be an illegal placement for cells in moveC-the cell positions determined will generally not be in cell rows and may overlap each other or cells in PC. However, these cell positions provides starting points for our detailed TD placer that uses a novel network flow method for placing new cells in legal positions and moving existing cells minimally to accommodate this in such a way that the critical path delay is optimized and the row-length (i.e., row white space) constraint is satisfied. This TD min-cost max-flow white-space satisfying algorithm, called TIF, is the major contribution of this paper. The basic problem of TD incremental placement (and placement in general) is at its core a constraint-satisfying discrete optimization problem (DOP). By using a network flow approach to solve it, we are using a continuous optimization approach, and thus certain "illegalities" are introduced in the solution for the core problem. We thus also describe in Sec. 4 the in-processing methods we use for: a) legalizing the continuous solution of the network flow process, and b) satisfying white-space constraints that are not completely modeled by standard capacity constraints in the network flow graph.
STA and Path Slacks
We perform STA to determine delays to the output pins or flip-flops (FFs) of the circuit; each of these "terminal" pins have a max-delay path to them, and the maximum delay over all these paths is the critical path delay. We define a nearcritical path as a max-delay path to a terminal pin whose delay is within a (1 − ) fraction of the critical path delay; we use = 0.1 in our experiments. A path P 's slack S(P ) is defined as the difference between the required arrival time (RAT) at the terminal pin of P and the arrival time (AT) of P . We assume a single target clock speed and thus uniform RATs at all terminal pins (our methods easily apply to non-uniform RATs as well). For the purpose of meaningful slack-driven cost functions to minimize critical interconnect lengths, we need positive slacks, and we thus bootstrap our methods by defining the RAT of the terminal pin of the critical path as (1 + α) times the critical path delay; we use α = 0.1 in our experiments. This ensures positive slack for all paths, and of course smaller slacks for more critical paths.
TD ANALYTICAL GLOBAL PLACE-MENT
Our analytical placer TAN is a TD extension of a combination of Gordian [10] and Gordian-L [13]-we optimize an objective function that contains both linear and quadratic terms.
Basic Gordian and Gordian-L
Gordian [10] is a quadratic programming technique for cell placement for quadratic WL minimization. The quadratic net length estimate can be based on either a clique or a star-graph model. For the latter (see Fig. 2(a) ), which we use in our TD objective function, the quadratic net length of net nj with k pins is given by:
where (xi, yi) are the coordinates of pin ui, (xc, yc) is the coordinate of the centroid of the pins of n j , with (b) Interconnect delay computation in a prerouting placement. Ctotal is the total (net and load) capacitance seen by the driver.
G, Gordian performs an optimization of the quadratic objective function
The linear constraints include those on the coordinates to be initially within chip boundaries, and then within boundaries of subregions-after each Gordian phase in a region, the cells are partitioned, based on their solution coordinates, into two subregions by a cutline perpendicular to the optimization dimension (x or y). This prevents cell overlaps among the two groups and ultimately between every subgroup of cells where this hierarchical process ends.
Gordian-L [13] applies an additional inner-iteration for the optimization in each subregion, which essentially comprises of dividing in the (m + 1)'th inner iteration, each L 2 (nj) part of the objective function by a net-centric linear-length quantity given by η 
Net Delays and Objective Function
We assume that we start with an unrouted placement 1 , and thus use the routing model shown in Fig. 2(b) . For a net nj with driver u d , and k − 1 ≥ 1 sinks, let R d be the driving resistance, Cg the load capacitance of a sink pin 2 , r (c) the unit wire resistance (capacitance), and l d,i the interconnect length connecting driver ud to sink ui; see Fig. 2 (b ). Referring to this figure and considering a sink ui in nj, the delay D(ui, nj) to it (using the Elmore delay model) from the driver u d , consists of three parts:
where γ ≤ 1, and note that the D1(nj) delay component is the same for all sinks of nj. The idea behind the 3rd delay component D3(ui, nj) is that without an exact route, we estimate that if ui lies in the initial γ fraction of the HPBB of n j starting from the driver position, then, on the average, half of the interconnect length l d,i lies on the main trunk of the estimated route, and it "sees" the entire wire and sink capacitance of the rest of the (1 − γ) fraction of the net. Furthermore, incremental pieces of this part of the (ud, ui) interconnect on the main trunk can also see incremental portions of the γ fraction of the net and load capacitance, which ultimately results in this interconnect seeing a γ/2 fraction of the total (load + net) capacitance C total . We define the critical delay Dc(nj) of nj as:
The intent here is to include in D c only the delays of the set critical(nj) of sinks of nj lying on near-critical paths. Note that Dc is really a delay-criticality measure of nj rather than an actual delay of some component of this net. We define the allocated slack Sa(nj) of net nj as S(Pmax(nj))/(# of nets in path P max (n j )), where P max (n j ) is the maximum-delay path through n j , and recall that S(P ) is the slack of path P . How much minimization should be performed to reduce a net nj's interconnect lengths for optimizing the circuit's critical path delay depends not only on the net's Dc value but also on S(Pmax(nj))-a net with high Dc value but one lying on a path with relatively high slack should have lower delay optimization priority, and similarly for the reverse case. Furthermore, two nets ni, nj on different max-delay paths with similar slacks and similar Dc values, should not necessarily be optimized similarly. The important parameter besides Dc for determining optimization priority is the allocated slack S a of a net. The rationale for this is as follows. Let the maxdelay path through ni (nj) have 10 (5) nets in them. If the delay optimization priority were the same for all the nets on Pmax(ni) and Pmax(nj) due to their similar Dc and path slack values, then the delays on their critical interconnects (assuming only one critical interconnect from the driver to a single critical sink on each of the 15 nets) will be made almost equal. This results in Pmax(ni) having twice the delay of Pmax(nj), and thereby a higher probability of violating the target clock speed. On the other hand, if the delay cost of each net is made ∝ D c /S a , then in our example, since the S a for the nets in Pmax(ni) are half that of those in Pmax(nj), the former will have twice the delay optimization priority (i.e., delay cost) than the latter leading to balanced delays for both critical paths Pmax(ni) and Pmax(nj).
Based on the above arguments we define the delay cost
where β is an exponent of the Sa metric that allows magnification (with β > 1) or shrinking (with β ≤ 1) of differences in optimization priorities of nets on paths with with varying allocated slacks; we use β = 1 in our experiments. Note that the Dc(nj) metric has a component D c,quad (nj) that is quadratic and a component D c,lin (nj) that is linear in length metrics. Thus we can write
The desired TD objective function then is:
where recall that moveN is the set of nets connected to cells in moveC, the set of cells selected for replacement for reducing delays in critical and near-critical paths.
Since we use a quadratic placer, we need to have a quadratic version of D c,lin (n j ), which we do simply by replacing the linear length metrics (e.g.,
. Let us call this modified component D c,lin quad (n j ). Then, the objective function for TAN is: X
In TAN we optimize the quadratic portion just like in Gordian, and obtain the desired optimization of the linear D c,lin quad (n j ) as in Gordian-L by dividing D c,lin quad (n j ) by its current linear value in an inner loop as explained in Sec. 3.1. Note that since we are performing both quadratic and linear optimization, in the inner loop the quadraticoptimization terms remain part of the optimization function without modification (unlike the linear optimization terms). Furthermore, since the analytical placement phase will be followed by a legalizing detailed placer, we do not perform the hierarchical partition-based optimization process of Gordian and Gordian-L.
TD NETWORK FLOW BASED DE-TAILED PLACEMENT
The output of TAN will generally be an illegal placement, but it presents a good starting point for our TD networkflow based detailed placer TIF to place the new cells in legal positions to minimize critical path delays. To accommodate new cell placement, existing cells will be moved minimally. All cell movements are done using TD costs which are: a) proportional to the delay sensitivities Ds(u)s-Ds(u) is the delay change per unit displacement of u of the most critical interconnect through it, and b) inversely proportional to the allocated slacks S a (u)s-S a (u) = S a (n j ) where n j is the net on the max-delay path through u; further details are in Sec. 4.3. Besides placing the new cells in legal positions in a timing-driven manner, TIF also satisfies white space (WS) constraints using novel techniques. The rest of this section describes various aspects of TIF. Fig. 3(a) shows a generic network flow graph with arc costs and capacities, and a minimum cost flow of some amount x from the source node S to the sink node T that passes through the network. Network flow has found application in VLSI CAD problems ranging from partitioning to placement [4, 5, 16] .
Network Flow Model
Our network flow-based incremental placement algorithm TIF is novel in the way it models arc costs, in that it is timing driven, and in that it accurately solves white space constraints for standard cell placement by overlaying constraints on the flow determination process. The basic network flow model for our detailed incremental placer is shown in Fig. 3(a) . Formally, the network graph we use is F (V, A) defined as follows. The node set V is the set moveC ∪ rowC ∪ IWS ∪ rowWS ∪ {S, T }, where moveC is the set of new cells that need to be "pushed" to legal row positions so as to minimize critical path delay, rowC is the set of existing cells in each row of the placement, IWS is the set of intermediate row "WS cells", and rowWS is the set of row WS nodes, one per row, representing the total WS available in each row. The arc set A is given by pushA ∪ vertA ∪ horA ∪ IWSA ∪ rowWSA, where pushA is the set of flow pushing arcs from S to each cell in moveC, vertA and horA are the sets of vertical and horizontal arcs, respectively, that represent cell movements in corresponding directions when flows pass through them, IWSA is the set of arcs going from intermediate WS cells to the corresponding row WS nodes, and rowWSA contains the arcs that go from each row WS node to the sink T . The purpose of these different classes of nodes and arcs in F (V, A) are explained below.
There is a push arc from the source S to each new cell v of capacity the width w(v) of v, and for each such v, there are two vertical arcs from it directed toward cells in rows immediately above and below it (there are more details to these "conceptual" arcs shown in Fig. 3(c) ); the capacity of each vertical arc is also w(v). A total flow of f = P v∈moveC w(v) emanates from S, and a max-flow solution though the network results in each new cell being pushed to one of its row-position choices (modeled by the vertical arcs from it).
From each row cell, there are two vertical and two horizontal arcs, one in each direction. The vertical arcs from u go to cells in adjacent rows and model possible movement of u in the respective vertical directions; the capacity of these arcs is w(u), since only u can move along these arcs. The horizontal arcs from u model possible horizontal movement of u within its row, and are potentially of capacity equal to the width of the row from u to the corresponding end of the row, since u could be moved up to either end of the row. However, since arc cost estimates become more inaccurate for large displacements of the cells, a capacity equal to the maximum of the widths of the cell in adjacent rows or new cells that have vertical arcs into u is imposed on its outgoing horizontal arcs. This allows enough horizontal flow through u to cause its movement that remove overlaps with cells vertically moved to its position (via vertical flows into u). There can be intermediate white space within rows and these are modeled as nodes (∈ IWS ) with incoming horizontal and vertical arcs, but each with only one outgoing arc (∈ IWSA) to the row WS node W i of the row; the arc's cost is zero and capacity equal to amount of that intermediate white space. Finally, the total white space w(Wi) of row i (Ri) = (max row size constraint) -( P [cell widths in it]) is also modeled as a node Wi at the right end of the row with an incoming horizontal arc from the rightmost cell and an outgoing arc (∈ rowWSA) to T of zero cost and capacity = w(W i ).
The Simplex Network Flow Algorithm
The Simplex method is widely used to solve min-cost maxflow problems. Its basic idea is to iteratively improve an initial solution. It starts with a feasible but generally non-optimal flow of the given amount f . After that, it tries to find negative cycles, defined as cycles that have negative costs when traveling in a certain direction. For each such cycle, the Simplex method augments or pushes a flow of the maximum possible value in the cycle in the negative-cost direction. It continues doing so until there are no negative cycles, or flows in negative cycles cannot be further augmented because the capacity of some arc in each cycle is either full in the direction of the flow or there is no flow on some arc in the reverse direction. Our implementation is based on the Simplex algorithm in [3] .
Arc Cost Functions
As mentioned earlier, the TD cost of arc (u, v) should be: i) proportional to the delay change or sensitivity of the most critical interconnect of its start node u to unit length displacements of u in the direction of the arc, and ii) inversely proportional to the allocated slack of its start node u. Delay sensitivity, which is essentially the derivative of the delay function w.r.t. start cell displacement, is a good measure of performance cost when cells are moved by not-very-large displacements from well-established positions, as in the case of incremental detailed placement.
Eqns. 1-4 give the delay formulation for a sink ui on net nj. The sensitivity of this delay to a displacement of either sink u i or driver u d by ∆l d,i can be obtained by taking derivatives w.r.t. l d,i , and following the components in Eqns. 1-4, these are:
∆D3(ui, nj) = ∆D3a(ui, nj) + ∆D 3b (ui, nj), where
∆D(ui, nj) = ∆D1(ui, nj) + ∆D2(ui, nj) + ∆D3(ui, nj).
Note that the ∆l d,i can be positive or negative based on the movement of the cell in question (u d or ui) in the direction of the arc e whose cost is being determined. The magnitude of ∆l d,i for a horizontal arc is its capacity (which reflects the maximum displacement of the cell), and for a vertical arc, it is the spacing between the two adjacent rows that the arc spans (this reflects the exact cell displacement if there is any positive flow along this arc).
The displacement of a cell u in the direction of a flow arc e emanating from it impacts critical nets connected to u in two ways: a) as a sink on the most critical net connected to it, and b) as a driver of the most critical net connected to it. a) As a sink, there are two cases: i) u is the most critical sink of its most critical net nj, in which case its effect on the delay change on n j is ∆D a (u) = ∆D(u, n j ) as explained in Eqns. 7 − 11.
ii) u is not the most critical sink of its most critical net n j , in which case its effect on the delay change on nj is ∆Da(u) = ∆D1(u, nj) + ∆D 3b (ui, nj), which reflects the displacement's effect on L(nj) and thereby on ∆D(ui, nj) for the most critical sink ui on nj. b) As a driver of its most critical net nk, the effect of u 0 s displacement on the delay on its most critical interconnect is:
Based on the above, the cost of an arc e (i.e., its unit-flow cost) emanating from u is:
Note that S a (u) = S a (n j ) = S a (n k ) as n j and n k lie on the max-delay path through u, and κ is a variable exponent to magnify or shrink cost differences among arcs emanating from cells connected to critical and non-critical nets; κ = 2 gives us the best overall results.
Tackling Illegalities in the Incremental Placement DOP
As mentioned earlier, the core incremental detailed placement problem is a DOP, and thus certain illegalities are introduced in it by using a continuous optimization method like network flow. We discuss two main illegality issues and their in-processing techniques that we have developed, i.e., techniques that work simultaneously with the network-flow algorithm. Figure 4 (b) shows a vertical arc (u, v) from cell u to v of capacity w(u) = 5 and unit-flow cost c1. This arc is used to model the possible movement of u to the row immediately above it (and thus to the position of v). The physical interpretation of any flow along (u, v) has to be that u is moved to v's location, since any position in between its current position and that of v's is illegal. Thus the exact requirement of the flow amount through (u, v) should be either 0 (no movement of u) or w(u) = 5. Furthermore, any flow of x < w(u) through (u, v) will also incur an inaccurate lower cost of x×c 1 rather than the "full cost" of w(u) × c 1 , incurred in actually moving u to v 0 s position. The resulting inaccuracies in cell movements implied by such flows are shown in Figs. 4(b-c) .
Discrete flow requirement in vertical arcs
We rectify these inaccuracies, by initially having a capacity of 1 and cost = w(u)×c1 (the full cost) for (u, v) as illustrated in Fig. 4(d) . w(u) − 1 and cost to 0, thus correctly allowing an additional flow of w(u) − 1 to pass through it at no cost. Note also that any flow entering u can exit from either the two horizontal arcs or the two vertical arcs including (u, v). Note that even with a flow of 1 through (u, v), in the physical interpretation we will move u to v's position, and thus v will be shifted to it's left or right by a distance of w(u) to remove its overlap with u. Also, the resulting costs of these movements in the incremental placement of the cells affected by the flow of 1 through (u, v) will be incurred, irrespective of whether or not there is any more flow on (u, v). Hence, for the rest of the flow coming into u, if any, we encourage w(u) − 1 of it to go through (u, v) at 0 cost by maintaining positive costs for the two horizontal arcs from u as shown in Fig. 4(e-f) , as well as for the other vertical arc out of u. Only after a flow of w(u) − 1 passes through (u, v), do we make the cost of the horizontal arcs 0 (since u is no longer in this row) and their capacity ∞; see Fig. 4(g) . Fig. 4(h) shows the correct cell movements implied by the resulting flow of Fig. 4(g) .
As a final point, we note that whenever an arc e's cost and capacity are updated, appropriate updates are made to various entities so that the correct list of negative cycles are available for cost reduction in the current max-flow.
Split flows
Since a flow on a horizontal or vertical arc out of a cell u represents movement of u in the direction of the arc, as far as the incremental placement DOP is concerned, a flow into u can exit from at most one outgoing arc of u.
Such a requirement, and in general completely legal cell placement can be accurately modeled by an integer quadratic programming (IQP) formulation. However, the IQP problem is well-known to be NP-hard [6] , and such a formulation of the incremental placement problem would be intractable. The continuous optimization solution we obtain to this problem via the network flow model is in P and much faster. Of course, it has no restriction on how many outgoing arcs from a node can have a flow, resulting in what we term split flows when more than one output arc from a node has positive flows; see Fig. 5 .
We have used two alternative heuristics to remedy split flows, and thereby obtain legal cell placements, after an initial min-cost max-flow through the network:
• Min-cost heuristic: For each cell u with an outgoing split flow, follow each outgoing flow to the sink or up to a certain distance from u, and determine the minimumcost of such paths among those from all the outgoing flows. Set capacities of all other outgoing arcs to zero (other than the arc that is contained in the min-cost path). Perform another min-cost max-flow through the new network.
• Max-flow heuristic: For each cell u with an outgoing split flow, determine which arc has the maximum flow. Set capacities of all other outgoing arcs to zero. Perform another min-cost max-flow through the new network. Our experiments revealed that the max-flow heuristic performed much better in terms of the min-cost metric, than the min-cost heuristic for a distance of 1. We thus use the latter heuristic in all our network-flow formulations.
Satisfying White Space Constraints
It would seem that row white space constraints are automatically satisfied due to the structure of flows through intermediate WS cells and the row WS node which have outgoing arc capacities equal to the amount of WS they represent. However, problems may arise due to the non-binary nature of flows through vertical arcs as discussed in Sec. 4.4. Referring to Figs. 4(e-f), assume that u is in row i R i , v in row i − 1 Ri−1, and that the total WS in Ri−1, w(Wi−1), is 3. A total flow of f = 2 (note that a total flow of 5 depicted in Figs. 4(e-f) may not be available) coming from the left of R i into u and then to v and then right into the WS node of R i−1 , and finally to the sink T will be allowed. However, if that is the only flow on arc (u, v), then the problem comes in the translation of this flow into cell movements 3 -when u is actually moved up to Ri−1, since w(u) = 5, there will actually be a WS violation in Ri−1 of w(u) − w(Wi−1) = 2.
Thus corrective measures are needed subsequent to one min-cost max-flow iteration followed by its physical translation in order to remove violations from rows wherever they exist. On a different, but as we will see related, note, even though there may be enough WS in, say, Ri, to accommodate all new cells that have vertical arcs into R i , due to the finite capacity of horizontal arcs (e.g., the horizontal arcs from u in Fig. 4(b) have a capacity of 7) , not all these cells can be moved into Ri in a single min-cost max-flow iteration. Thus a series of min-cost max-flow iterations are performed to push new cells into nearby rows, as well as to correct WS vio-lations (from previous iterations) in rows where they exist, while minimizing TD costs. an arc going from the source S to the rightmost cell of a row Ri with violation violi in order to push out a cell of size at least viol i from the row. Thus a detailed flow graph will have a structure that is a combination of that shown in Fig. 3(a) and discussed in Sec. 4.1 for non-violating rows, and violation correction arcs from S to violating rows shown in Fig. 6(a) . Flow iterations in the detailed flow graph can be very timeintensive due to the large numbers of nodes and arcs in it. However, if we can find a good direction for global flows to go between rows and from rows to the sink T (via their WS arcs), then, instead of solving the flow problem at the level of detail of the myriad number of individual arcs, we can refine such a fast global flow by following it with a more precise flow in a subgraph of the detailed flow graph induced by the global flow.
The global flow graph (see Fig. 6(b) ) is the directed graph Fg(Vg, Ag) where Vg = moveC ∪ {v(Ri)|v(Ri) is a node representing row R i } ∪ {S, T }, where recall that moveC is the set of new or movable cells, and Ag contains: vertical arcs between the row nodes v(Ri)'s of adjacent rows and from the new cells to the v(Ri)'s of their adjacent rows, push arcs from the source S to the new cells (as in the detailed flow graph), violation-correction arcs from S to WS-violating row nodes, and finally arcs from row nodes with WS to the sink T . The capacities and costs of relevant arcs are shown in Fig. 6(b) . The capacity of a vertical arc between two row nodes v(Ri) and v(Ri−1) is w(R), the maximum row size, and its cost C i,i−1 is the weighted average of the detailed vertical arc costs between the two rows. The capacity of an arc from v(R i ) to T is the WS w(Wi) in the row, and its cost Ci is the probabilistic average of all left-to-right detailed horizontal arc costs in Ri 4 . The iterations of alternating global and detailed flows are shown in Fig. 7 . Using the combination of global-detailed flow graphs gave us a run-time reduction by about 65% compared to using only a detailed flow graph, at the cost of about 1-2% delay deterioration.
EXPERIMENTAL RESULTS
All TD benchmarks we have created and all placement outputs of FlowPlace and Dragon along with a pre-routing STA tool are available at [7] . We used three benchmark suites in our experiments: 1) The TD-Dragon suite of [15] , 2) Faraday 4 The probability of a horizontal arc (x, y) in the detailed flow graph being crossed by a flow that goes right through Ri and directly into T is given by (distance of right boundary of x from left boundary of row)/(row length), which assumes that a flow into the row can come in at any point with uniform probability.
while not (all new cells pushed and all rows free of WS violations) do begin 1. Construct global flow graph; 2. Determine a min-cost max-flow in it; 3. Construct a subgraph of the detailed flow graph induced by the global flow; 4. Determine a min-cost max-flow in it; 5. Perform translation of the detailed flow into corresponding cell movements; end while. benchmarks from [2] and 3) TD versions of the IBM benchmark suite that we have constructed from [1] . The first set of benchmarks has complete cell and timing information. The second set has no cell delay information. For the IBM benchmarks, only cell size and net lists are given, so we have to identify FFs. We do this by identifying cycles, and then choose one cell in each cycle to be a FF. To minimize the # of FFs, we choose cells that can break the most # of cycles as FFs. Furthermore, if any path has an excessive length (more than 220), we determine more FFs on such paths to reduce their lengths to lie in the range 180-220. The resultant percentage of FFs is about 13%. Because of the lack of cell delay information in the latter two benchmarks, cell delays are set to zero. Also, because the Faraday and IBM benchmarks include macro cells which we do not handle now, all macro cells are changed to standard cells with a W/H ratio of 4:1. All benchmarks are initially placed by Dragon (the TD Dragon benchmarks are also placed by TD-dragon which can only place this suite) 5 . We then identify paths with delays of at least 90% of the max-path delay as critical paths. The γ value (Eqn. 3) is set to 1. Except for TD-Dragon benchmarks which are run with whitespace (WS) range from 3-10% since these circuits are relatively small, all other benchmarks are given a 3% WS 6 . Table 1 shows various characteristics of the placed benchmarks. For TD-Dragon benchmarks initially placed by Dragon, we collected data both with and without cell delays. Electrical parameters we use are for 0.18 µm: r = 7.6 × 10 −2 ohms/µm, c = 118 × 10 −18 f/µm, R d = 1440 ohms, and Cg = 10 −15 f ; for TD-Dragon benchmarks, R d and Cg are derived from their timing library files and are similar to the above values. The unit length for the IBM benchmarks was taken as 0.1125 µm, and that for the Faraday ones as 0.0005 µm 7 . Results were obtained on Linux and Windows XP Pentium IV machines with up to 1GB of main memory, and almost the same program execution speeds.
We first establish the appropriateness of our pre-route net delay estimates of Sec. 3.2. Comparing our estimated delays in Table 1 for TD-Dragon benchmarks with their routed delays given in [15] , the four corresponding delay pairs in ns are (5.1, 3.8), (6.2, 4.29), (4.0, 3.39) and (8.2, 6.7), with our values given first. We can see that our delays are generally only 22% larger, and that there is good fidelity between the two delays. Table 2 shows that with the initial placement done by the state-of-the-art WL-driven placer Dragon, FlowPlace achieves up to 34% and an average of 18.3% delay improvement with less than 8% WL deterioration. Table 3 shows that even starting with circuits placed by a TD placer, we can improve results appreciably-with 10% WS, we get up to about 10% and an average of 6.17% delay improvement. 5 All placement results reported here including that of FlowPlace are without row spacing, as is also the case for results in [14, 15] . FlowPlace's delay improvements with row spacing are a little better (by 2-4.5%) than without row spacing; see [7] . 6 A WS of α % means that the max allowable row size for FlowPlace = (1 + α/100) (max row size of placed input). 7 These values are chosen so that the cell heights in µm are roughly the same as in the TD-Dragon benchmarks. len." is the # of cells in the most critical path, and "avg. len." is the average numbers of cells among all critical paths. The benchmark names with TD as the prefix were placed by TDDragon and the rest by Dragon. The "delay" column gives the critical path delay of the placed benchmarks. For TD-Dragon benchmarks placed by Dragon, two values are given for some attributes: the left one is the data ignoring cell delay, while the right one considers cell delay. Over all benchmarks, the avg. runtime for Dragon is 3270 secs, while the average runtime for TD-Dragon for the TD-Dragon circuits is 2427 secs.
We also used the linear-delay model of [14, 15] to compare more directly to their techniques. Results for this model are under the "TDD model" column-we obtain, with 5% WS, up to 7.9% and an avg. of 3.4% improv. over TD-Dragon, while [14] , with 10% WS, obtained an avg. of 2.8% improv. over TD-Dragon. FlowPlace is also quite fast: it completes incremental placement in about 17.5% of the placement time of Dragon and in about 12% of the time of TD-Dragon. WL deterioration on the avg. over all benchmark suites is < 8%.
CONCLUSIONS
We have presented various novel and effective techniques for TD incremental placement. These include: a) pre-routed net-delay estimates with good fidelity; b) delay-sensitivity and allocated-slack based flow arc costs; c) simultaneous quadratic and linear optimization in our TD analytical placer; d) novel global and detailed flow graph structures for performing TD cell placement and white-space constraint satisfaction; and e) in-processing techniques for correction of illegalities arising from solving a discrete optimization problem (TD incremental placement) by a fast continuous optimization method. The end-result is a robust, effective and efficient TD incremental placer FlowPlace that achieves significant delay improvements in quick time on circuits placed by state-of-the-art WL (Dragon) and TD (TD-Dragon) placers. FlowPlace also scales well with circuit size; e.g., we obtained about 34% delay improvement for a 210K cell circuit ibm18 in about 24 minutes with a WL deterioration of only 2.6%. 
